JPH0222410B2 - - Google Patents

Info

Publication number
JPH0222410B2
JPH0222410B2 JP58152479A JP15247983A JPH0222410B2 JP H0222410 B2 JPH0222410 B2 JP H0222410B2 JP 58152479 A JP58152479 A JP 58152479A JP 15247983 A JP15247983 A JP 15247983A JP H0222410 B2 JPH0222410 B2 JP H0222410B2
Authority
JP
Japan
Prior art keywords
memory
processor
ffc
signal
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58152479A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6045837A (ja
Inventor
Hiroshi Nishimatsu
Toshiro Fukutomi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Azbil Corp
Original Assignee
Azbil Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Azbil Corp filed Critical Azbil Corp
Priority to JP58152479A priority Critical patent/JPS6045837A/ja
Publication of JPS6045837A publication Critical patent/JPS6045837A/ja
Publication of JPH0222410B2 publication Critical patent/JPH0222410B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
JP58152479A 1983-08-23 1983-08-23 デ−タ転送回路 Granted JPS6045837A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58152479A JPS6045837A (ja) 1983-08-23 1983-08-23 デ−タ転送回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58152479A JPS6045837A (ja) 1983-08-23 1983-08-23 デ−タ転送回路

Publications (2)

Publication Number Publication Date
JPS6045837A JPS6045837A (ja) 1985-03-12
JPH0222410B2 true JPH0222410B2 (en]) 1990-05-18

Family

ID=15541399

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58152479A Granted JPS6045837A (ja) 1983-08-23 1983-08-23 デ−タ転送回路

Country Status (1)

Country Link
JP (1) JPS6045837A (en])

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61294680A (ja) * 1985-06-20 1986-12-25 Nec Corp Ｆｉｆｏメモリの読み出し回路
FR2607648B1 (fr) * 1986-11-28 1994-03-18 Hewlett Packard France Procede et dispositif de transmission rapide de donnees entre un emetteur et un recepteur par liaison serie standard

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57203135A (en) * 1981-06-10 1982-12-13 Toshiba Corp Data transfer system

Also Published As

Publication number Publication date
JPS6045837A (ja) 1985-03-12

Similar Documents

Publication Publication Date Title
US4137563A (en) Circuitry for reducing power dissipation in equipment which operates in synchronism with clock pulses
US6058439A (en) Asynchronous first-in-first-out buffer circuit burst mode control
US5475831A (en) Parallel to serial data transfer system having reduced data processing unit head
JPH0222410B2 (en])
US7017810B2 (en) IC card and IC card system
JPH0331928A (ja) フレーム変換回路
JPH0454317B2 (en])
JPH0222411B2 (en])
JPS6323581B2 (en])
SU1372330A1 (ru) Устройство дл св зи микропроцессора с внешними устройствами
JPS60160461A (ja) デ−タ転送制御回路
JP3459542B2 (ja) シリアルデータ転送装置
KR940003411Y1 (ko) 버스공유 데이타 기록장치
JP3186247B2 (ja) 通信用ｄｍａコントローラ
JPS581241A (ja) デ−タ送信装置
SU1365108A1 (ru) Устройство дл приема информации
JP2944193B2 (ja) データ受信装置
JPH0471379B2 (en])
JPH0512455A (ja) オプシヨン設定回路
JPS61815A (ja) シ−ケンス回路の異常個所発見装置
JPS6273362A (ja) デマンド転送回路
JPS6041158A (ja) バス制御方式
JPH01236389A (ja) メモリーカード
JPH01270162A (ja) 入出力装置制御回路
JPH10190766A (ja) シリアル・デジタル・データのフォーマット変換方法